Theory and application of Boolean Minimization, functional decomposition and logic synthesis for FPGAs, serial and parallel decomposition strategies, and design implementation using FPGAs. Design entry, introduction to VHDL, BDD, FSM, and BLIF. Placement and routing in Xilinx and Aleira.
Prerequisites Graduate standing in computer engineering or consent of instructor.